

AMENDED CLAIM SET:

- 1 1. (original) An integrated circuit, comprising:
 - 2 first power rails supporting a first voltage differential;
 - 3 second power rails supporting a second voltage differential, wherein said second voltage differential is smaller than said first voltage differential;
 - 4 a plurality of second circuits outputting a second voltage swing, wherein said second voltage swing is determined by said second voltage differential;
 - 5 a plurality of signal lines, wherein said signal lines are driven by said second voltage swing; and
 - 6 a plurality of regeneration circuits, wherein said regeneration circuits are receiving said second voltage swing and are outputting a first voltage swing, wherein said first voltage swing is determined by said first voltage differential.
- 1 2. (original) The integrated circuit of claim 1, wherein in said second circuits NFET and PFET devices have low thresholds, wherein said low thresholds are lower than those thresholds which pertain to the technology of said integrated circuit.
- 1 3. (original) The integrated circuit of claim 2, wherein in said second circuits said low thresholds are dynamically adjusted.

1 4. (original) The integrated circuit of claim 1, wherein in said restoring circuits NFET and
2 PFET devices have custom thresholds, wherein said custom thresholds are derived from
3 said first and second voltage differentials.

1 5. (original) The integrated circuit of claim 4, wherein in said restoring circuits said
2 custom thresholds are dynamically adjusted.

1 6. (original) The integrated circuit of claim 1, wherein said integrated circuit is a DRAM,
1 and said signal lines comprise global bit-lines.

1 7. (original) The integrated circuit of claim 6, wherein memory cells in said DRAM are
2 written with said first voltage swing.

1 8. (original) The integrated circuit of claim 6, further comprising interface regeneration
2 circuits, wherein said interface regeneration circuits are receiving said second voltage
3 swing and are outputting an interfacing voltage swing, wherein said interfacing voltage
4 swing is larger than said second voltage swing, and wherein I/O operations in said
5 DRAM are performed with said interfacing voltage swing.

1 9. (original) The integrated circuit of claim 6, wherein said DRAM has a single ended
2 data-line structure.

1 10. (original) The integrated circuit of claim 9, wherein a Read and a subsequent
2 WriteBack operation occurs in one cycle, wherein said integrated circuit operates in
3 cycles.

1 11. (original) The integrated circuit of claim 9, wherein a Read and a subsequent
2 WriteBack operation occurs in more than one cycle, wherein said integrated circuit
3 operates in cycles.

1 12. (original) The integrated circuit of claim 9, further comprising a single ended primary
2 sense amplifier with local storage and write-back capability.

1 13. (original) The integrated circuit of claim 6, wherein said DRAM is an embedded
2 DRAM macro.

1 14. (currently amended) A wide bandwidth memory, comprising:
2 simultaneously operable connection paths between a string of memory cells and
3 corresponding Input/Output terminals, wherein said string of memory cells are essentially
4 all the memory cells which are attached to the same wordline, wherein said wide
5 bandwidth memory has a plurality of wordlines and a plurality of memory cells; and
6 a single ended data-line structure: structure;
7 first power rails supporting a first voltage differential;

BEST AVAILABLE COPY

1 second power rails supporting a second voltage differential, wherein said second
2 voltage differential is smaller than said first voltage differential;

1 a plurality of second circuits outputting a second voltage swing, wherein said
2 second voltage swing is determined by said second voltage differential;

3 a plurality of signal lines, wherein said signal lines are driven by said second
4 voltage swing; and

5 a plurality of regeneration circuits, wherein said regeneration circuits are receiving
6 said second voltage swing and are outputting a first voltage swing, wherein said first
7 voltage swing is determined by said first voltage differential.

1 15. (canceled)

1 16. (original) The wide bandwidth memory of claim 14, wherein said wide bandwidth
2 memory is a DRAM.

1 17. (original) The wide bandwidth memory of claim 16, further comprising a single ended
2 primary sense amplifier with local storage and write-back capability.

1 18. (original) A processor, comprising:

2 at least one embedded memory macro, wherein said at least one embedded
3 memory macro is further comprising:

1 first power rails supporting a first voltage differential;
2 second power rails supporting a second voltage differential, wherein said
3 second voltage differential is smaller than said first voltage differential;
4 a plurality of second circuits outputting a second voltage swing, wherein
5 said second voltage swing is determined by said second voltage differential;
6 a plurality of signal lines, wherein said signal lines are driven by said
7 second voltage swing; and
8 a plurality of regeneration circuits, wherein said regeneration circuits are
9 receiving said second voltage swing and are outputting a first voltage swing, wherein said
10 first voltage swing is determined by said first voltage differential.

1 19. (original) The processor of claim 18, wherein said least one embedded memory macro
2 has a single ended data-line structure.

1 20. (original) The processor of claim 18, wherein said least one embedded memory macro
2 is an embedded DRAM.

1 21. (original) A method for conserving power in an integrated circuit, comprising the
2 steps of:

3 providing said integrated circuit with power rails supporting a reduced voltage
4 differential, wherein said reduced voltage differential is smaller than a nominal voltage

1 differential of said integrated circuit; and

2 driving signal lines in said integrated circuit with a reduced voltage swing,

3 wherein said reduced voltage swing is determined by said reduced voltage differential.

1 22. (original) The method of claim 21, wherein said integrated circuit is chosen to be an
2 embedded DRAM macro, and said signal lines are chosen to be global bit-lines.

1 23. (original) The method of claim 22, wherein said embedded DRAM macro is chosen to
2 have a single ended data-line structure.

CLOSING STATEMENT

Applicant respectfully submits that as expressed in this amendment the claims now put forward only allowed subject matter.

Applicant submits that this application is now in condition for allowance, which action is respectfully requested.

Respectfully,



George Sai-Halasz, PhD
Registration # 45,430

145 Fernwood Drive
E. Greenwich, RI 02818.

401-885-8032 (Fax 401-885-1046)
E-MAIL - patents@computer.org

Cust. No.: **24299**

Serial No.: 10/635,331; Docket No.: YOR920030120US1

Page 9 of 9